|
The Beyond HAWK SOC/ASIC design is a silicon proven 32-bit embedded microcontroller. Customers can take HAWK as a base design and modify it into their own SOC/ASIC. Beyond HAWK SOC/ASIC is delivered as synthesizable Verilog RTL, Verilog test benches, simulation and synthesis scripts, software development tools for the embedded processor, Linux source code, and documentation.
The Beyond HAWK Platform consists of several modular units.Beyond BA12 Embedded Processor - 32-bit Embedded RISC/DSP soft core delivering 133 MIPS performance @ 133MHz worst-case conditions
- Complete software development toolchain
- Linux, eCos operating systems
- Optional L1 caches 4-8KB caches
- Optional MMUs (virtual memory, page protection)
- Power management unit
- Advanced debug unit allowing in-circuit debugging, hardware breakpoints, complex breakpoint and watchpoint conditions
- Integrated tick timer
- Programmable interrupt controller
- Optional custom instructions
Beyond MAC 10/100/1000 Ethernet Controller - Media Independent Interface to interface to PHYs
- Built-in DMA functionality and Buffer Descriptors
- Linux driver provided
Beyond UART 16550 Serial Controller - Compatible with “standard” 16550
- FIFOs can be removed
- Linux driver provided
Beyond PCI 32 Bridge Controller - Initiator (master) interface (optional)
- Target (slave) interface
- Configurable number of address mapping register sets
- Configurable FIFOs for burst transactions
- PCI 2.2 compliant
Beyond SDRAM/FLASH/SRAM Memory Controller - SDRAM controller (optional DDR)
- Flash/SRAM Asynchronous controller
Beyond VGA Display Controller - Bus master for independent operation from the processor
Beyond GPIO Controller Beyond Debug Interface Controller - Internal register access of embedded CPU(s) and internal WISHBONE bus over TAP interface
Beyond TAP Controller - Fully compliant with IEEE 1149.1-2001 standard
Beyond PS/2 Controller - PS/2 communication with either keyboard or mouse device
- WISHBONE SoC Interconnection Rev B compliant interface
Deliverables - Synthesizable RTL description in Verilog HDL
- Soft core RTL in Verilog
- Test bench in Verilog
- Software development tools for Cygwin on Windows and Linux
- Operating systems and Board Support Package
- Evaluation board with silicon SOC/ASIC, precompiled Linux binary
- Engineering support
Software Development Tools - Integrated Development Environment
- ANSI C and C+ compilers
- Debugger, linker, assembler and utilities
- Architectural simulator
- Supported platforms Cygwin on Windows and Linux
Third party software development tools will be available in the future.Operating Systems - Linux
- uClinux
- eCos (real-time)
Target Applications - Internet, networking and telecom
- Embedded
- Portable and wireless
- Home entertainment consumer electronics
- Automotive
|